Congratulations to Aparna Nair M K and Anish M George for presenting the papers ! Paper details: 1. Aparna Nair M K, Nandhu Sam, Dr. Minu A Pillai , Nalesh S and Kala S , 'Implementation and Analysis of Sparse DNN on GPU'. 2. Anish M George , Shajimon K John and Kala S, 'FPGA Implementation of an Efficient FIR Filter Using Double MAC Unit'. Indian Institute of Information Technology Kottayam
Photos from this story
Explore I²CS VLSI Research, Projects & Internships at IIIT Kottayam
Discover our MeitY Chip-to-Startup (C2S), IGSTC Indo-German, and DST funded projects, IEEE/Springer publications, Ph.D. dissertations, and VLSI/FPGA internship tracks.